Abstract
The design of ternary edge-triggered JKL-type flip-flop is proposed. The computer simulation and the test in experimental circuit made up with TTL gate show this flip-flop has the expected logic functions.
Similar content being viewed by others
References
Z. G. Vranesic,IEEE Trans. on C,C-26(1977), 1181–1182.
X. Wu, X. Chen,Scientia Sinica (Series A),28(1985)11, 1208–1221.
X. Wu, X. Chen,Chinese Science Bulletin,32(1987)15, 1060–1064.
N. Zhuang,Chinese Science Bulletin,33(1988)22, 1896–1899.
Z. Luo, Digital Logic Design Theory (Vol. II),The People’s Post and Telecommunications Press, Beijing, 1983, 13–39.
X. Wu, N. Zhuang, G. Hu,Journal of Hangzhou University (Natural Science Edition),12 (1985)1, 62–69.
X. Wu, X. Chen,Electronica Sinica,16(1988)3, 35–41.
X. Wu, F. Prosser, 2–3 Mixed-valued Counter,Proc. IEEE Int. Symp. on MVL, (1987), Boston, 53–60.
X. Chen, H. Wu,Electronica Sinica,17(1989)4, 75–80.
Author information
Authors and Affiliations
Additional information
The Project Supported by National Natural Science Foundation of China
About this article
Cite this article
Haomin, W., Nan, Z. Research into ternary edge-triggered JKL flip-flop. J. of Electron.(China) 8, 268–275 (1991). https://doi.org/10.1007/BF02778378
Issue date:
DOI: https://doi.org/10.1007/BF02778378

