Skip to content

Commit 1715115

Browse files
author
Dan Gohman
committed
Remove the IA-64 backend.
llvm-svn: 76920
1 parent cdd405d commit 1715115

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

53 files changed

+13
-4544
lines changed

‎llvm/CMakeLists.txt‎

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -52,7 +52,6 @@ set(LLVM_ALL_TARGETS
5252
CBackend
5353
CellSPU
5454
CppBackend
55-
IA64
5655
Mips
5756
MSIL
5857
MSP430

‎llvm/Xcode/LLVM.xcodeproj/project.pbxproj‎

Lines changed: 0 additions & 63 deletions
Original file line numberDiff line numberDiff line change
@@ -255,8 +255,6 @@
255255
CF33BE160AF62B4200E93805 /* SmallString.h */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.c.h; path = SmallString.h; sourceTree = "<group>"; };
256256
CF341DAD0AB07A8B0099B064 /* AlphaTargetAsmInfo.h */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.c.h; path = AlphaTargetAsmInfo.h; sourceTree = "<group>"; };
257257
CF341DAE0AB07A8B0099B064 /* AlphaTargetAsmInfo.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = AlphaTargetAsmInfo.cpp; sourceTree = "<group>"; };
258-
CF341DE80AB07F890099B064 /* IA64TargetAsmInfo.h */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.c.h; path = IA64TargetAsmInfo.h; sourceTree = "<group>"; };
259-
CF341DE90AB07F890099B064 /* IA64TargetAsmInfo.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = IA64TargetAsmInfo.cpp; sourceTree = "<group>"; };
260258
CF341E010AB080220099B064 /* PPCTargetAsmInfo.h */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.c.h; path = PPCTargetAsmInfo.h; sourceTree = "<group>"; };
261259
CF341E020AB080220099B064 /* PPCTargetAsmInfo.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = PPCTargetAsmInfo.cpp; sourceTree = "<group>"; };
262260
CF341E220AB0814B0099B064 /* SparcTargetAsmInfo.h */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.c.h; path = SparcTargetAsmInfo.h; sourceTree = "<group>"; };
@@ -315,7 +313,6 @@
315313
CF73C0AE098A51AD00627152 /* Alarm.h */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.c.h; path = Alarm.h; sourceTree = "<group>"; };
316314
CF73C0AF098A51DD00627152 /* RSProfiling.h */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.c.h; path = RSProfiling.h; sourceTree = "<group>"; };
317315
CF73C0B0098A523C00627152 /* ConstantFolding.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = ConstantFolding.cpp; sourceTree = "<group>"; };
318-
CF73C0B6098A53EF00627152 /* IA64Bundling.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = IA64Bundling.cpp; sourceTree = "<group>"; };
319316
CF73C0B7098A546000627152 /* RSProfiling.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = RSProfiling.cpp; sourceTree = "<group>"; };
320317
CF73C0B8098A546000627152 /* RSProfiling.h */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.c.h; path = RSProfiling.h; sourceTree = "<group>"; };
321318
CF73C0B9098A546000627152 /* Reg2Mem.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = Reg2Mem.cpp; sourceTree = "<group>"; };
@@ -415,13 +412,6 @@
415412
CFA702C10A6FA85F0006009A /* AlphaGenRegisterInfo.inc */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.pascal; path = AlphaGenRegisterInfo.inc; sourceTree = "<group>"; };
416413
CFA702C20A6FA85F0006009A /* AlphaGenRegisterNames.inc */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.pascal; path = AlphaGenRegisterNames.inc; sourceTree = "<group>"; };
417414
CFA702C30A6FA85F0006009A /* AlphaGenSubtarget.inc */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.pascal; path = AlphaGenSubtarget.inc; sourceTree = "<group>"; };
418-
CFA702C40A6FA8910006009A /* IA64GenAsmWriter.inc */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.pascal; path = IA64GenAsmWriter.inc; sourceTree = "<group>"; };
419-
CFA702C50A6FA8910006009A /* IA64GenDAGISel.inc */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.pascal; path = IA64GenDAGISel.inc; sourceTree = "<group>"; };
420-
CFA702C60A6FA8910006009A /* IA64GenInstrInfo.inc */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.pascal; path = IA64GenInstrInfo.inc; sourceTree = "<group>"; };
421-
CFA702C70A6FA8910006009A /* IA64GenInstrNames.inc */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.pascal; path = IA64GenInstrNames.inc; sourceTree = "<group>"; };
422-
CFA702C80A6FA8910006009A /* IA64GenRegisterInfo.h.inc */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.pascal; path = IA64GenRegisterInfo.h.inc; sourceTree = "<group>"; };
423-
CFA702C90A6FA8910006009A /* IA64GenRegisterInfo.inc */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.pascal; path = IA64GenRegisterInfo.inc; sourceTree = "<group>"; };
424-
CFA702CA0A6FA8910006009A /* IA64GenRegisterNames.inc */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.pascal; path = IA64GenRegisterNames.inc; sourceTree = "<group>"; };
425415
CFA702CB0A6FA8AD0006009A /* PPCGenAsmWriter.inc */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.pascal; path = PPCGenAsmWriter.inc; sourceTree = "<group>"; };
426416
CFA702CC0A6FA8AD0006009A /* PPCGenCodeEmitter.inc */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.pascal; path = PPCGenCodeEmitter.inc; sourceTree = "<group>"; };
427417
CFA702CD0A6FA8AD0006009A /* PPCGenDAGISel.inc */ = {isa = PBXFileReference; explicitFileType = sourcecode.pascal; fileEncoding = 4; path = PPCGenDAGISel.inc; sourceTree = "<group>"; };
@@ -450,9 +440,6 @@
450440
CFC244BB0959F24C009F8C47 /* X86ISelDAGToDAG.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = X86ISelDAGToDAG.cpp; sourceTree = "<group>"; };
451441
CFC244BC0959F24C009F8C47 /* X86ISelLowering.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = X86ISelLowering.cpp; sourceTree = "<group>"; };
452442
CFC244BD0959F24C009F8C47 /* X86ISelLowering.h */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.c.h; path = X86ISelLowering.h; sourceTree = "<group>"; };
453-
CFC244BF0959F2E3009F8C47 /* IA64ISelDAGToDAG.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = IA64ISelDAGToDAG.cpp; sourceTree = "<group>"; };
454-
CFC244C00959F2E3009F8C47 /* IA64ISelLowering.cpp */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.cpp.cpp; path = IA64ISelLowering.cpp; sourceTree = "<group>"; };
455-
CFC244C10959F2E3009F8C47 /* IA64ISelLowering.h */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.c.h; path = IA64ISelLowering.h; sourceTree = "<group>"; };
456443
CFD7E4F30A798FC3000C7379 /* LinkAllCodegenComponents.h */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = sourcecode.c.h; path = LinkAllCodegenComponents.h; sourceTree = "<group>"; };
457444
CFD99AA80AFE827B0068D19C /* LICENSE.TXT */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = text; name = LICENSE.TXT; path = ../LICENSE.TXT; sourceTree = SOURCE_ROOT; };
458445
CFD99AAD0AFE827B0068D19C /* README.txt */ = {isa = PBXFileReference; fileEncoding = 4; lastKnownFileType = text; name = README.txt; path = ../README.txt; sourceTree = SOURCE_ROOT; };
@@ -682,20 +669,6 @@
682669
DE66EEAF08ABEE5E00323D32 /* AlphaTargetMachine.cpp */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.cpp.cpp; path = AlphaTargetMachine.cpp; sourceTree = "<group>"; };
683670
DE66EEB008ABEE5E00323D32 /* AlphaTargetMachine.h */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.c.h; path = AlphaTargetMachine.h; sourceTree = "<group>"; };
684671
DE66EECA08ABEE5E00323D32 /* CTargetMachine.h */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.c.h; path = CTargetMachine.h; sourceTree = "<group>"; };
685-
DE66EEF808ABEE5E00323D32 /* IA64.h */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.c.h; path = IA64.h; sourceTree = "<group>"; };
686-
DE66EEF908ABEE5E00323D32 /* IA64.td */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = text; path = IA64.td; sourceTree = "<group>"; };
687-
DE66EEFA08ABEE5E00323D32 /* IA64AsmPrinter.cpp */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.cpp.cpp; path = IA64AsmPrinter.cpp; sourceTree = "<group>"; };
688-
DE66EF0108ABEE5E00323D32 /* IA64InstrBuilder.h */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.c.h; path = IA64InstrBuilder.h; sourceTree = "<group>"; };
689-
DE66EF0208ABEE5E00323D32 /* IA64InstrFormats.td */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = text; path = IA64InstrFormats.td; sourceTree = "<group>"; };
690-
DE66EF0308ABEE5E00323D32 /* IA64InstrInfo.cpp */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.cpp.cpp; path = IA64InstrInfo.cpp; sourceTree = "<group>"; };
691-
DE66EF0408ABEE5E00323D32 /* IA64InstrInfo.h */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.c.h; path = IA64InstrInfo.h; sourceTree = "<group>"; };
692-
DE66EF0508ABEE5E00323D32 /* IA64InstrInfo.td */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = text; path = IA64InstrInfo.td; sourceTree = "<group>"; };
693-
DE66EF0708ABEE5E00323D32 /* IA64MachineFunctionInfo.h */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.c.h; path = IA64MachineFunctionInfo.h; sourceTree = "<group>"; };
694-
DE66EF0808ABEE5E00323D32 /* IA64RegisterInfo.cpp */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.cpp.cpp; path = IA64RegisterInfo.cpp; sourceTree = "<group>"; };
695-
DE66EF0908ABEE5E00323D32 /* IA64RegisterInfo.h */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.c.h; path = IA64RegisterInfo.h; sourceTree = "<group>"; };
696-
DE66EF0A08ABEE5E00323D32 /* IA64RegisterInfo.td */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = text; path = IA64RegisterInfo.td; sourceTree = "<group>"; };
697-
DE66EF0B08ABEE5E00323D32 /* IA64TargetMachine.cpp */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.cpp.cpp; path = IA64TargetMachine.cpp; sourceTree = "<group>"; };
698-
DE66EF0C08ABEE5E00323D32 /* IA64TargetMachine.h */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.c.h; path = IA64TargetMachine.h; sourceTree = "<group>"; };
699672
DE66EF0E08ABEE5E00323D32 /* README */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = text; path = README; sourceTree = "<group>"; };
700673
DE66EF1008ABEE5E00323D32 /* TargetRegisterInfo.cpp */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = sourcecode.cpp.cpp; path = TargetRegisterInfo.cpp; sourceTree = "<group>"; };
701674
DE66F08A08ABEE6000323D32 /* Target.td */ = {isa = PBXFileReference; fileEncoding = 30; lastKnownFileType = text; path = Target.td; sourceTree = "<group>"; };
@@ -1830,7 +1803,6 @@
18301803
DE66EE9708ABEE5D00323D32 /* Alpha */,
18311804
CF8F1BCF0B64FC8A00BB4199 /* ARM */,
18321805
DE66EEC908ABEE5E00323D32 /* CBackend */,
1833-
DE66EEE508ABEE5E00323D32 /* IA64 */,
18341806
9F7794120C73CB6100551F9C /* Mips */,
18351807
DE66EF1108ABEE5E00323D32 /* PowerPC */,
18361808
DE66EF7008ABEE5F00323D32 /* Sparc */,
@@ -1906,41 +1878,6 @@
19061878
path = CBackend;
19071879
sourceTree = "<group>";
19081880
};
1909-
DE66EEE508ABEE5E00323D32 /* IA64 */ = {
1910-
isa = PBXGroup;
1911-
children = (
1912-
CFA702C40A6FA8910006009A /* IA64GenAsmWriter.inc */,
1913-
CFA702C50A6FA8910006009A /* IA64GenDAGISel.inc */,
1914-
CFA702C60A6FA8910006009A /* IA64GenInstrInfo.inc */,
1915-
CFA702C70A6FA8910006009A /* IA64GenInstrNames.inc */,
1916-
CFA702C80A6FA8910006009A /* IA64GenRegisterInfo.h.inc */,
1917-
CFA702C90A6FA8910006009A /* IA64GenRegisterInfo.inc */,
1918-
CFA702CA0A6FA8910006009A /* IA64GenRegisterNames.inc */,
1919-
DE66EEF808ABEE5E00323D32 /* IA64.h */,
1920-
DE66EEF908ABEE5E00323D32 /* IA64.td */,
1921-
DE66EEFA08ABEE5E00323D32 /* IA64AsmPrinter.cpp */,
1922-
CF73C0B6098A53EF00627152 /* IA64Bundling.cpp */,
1923-
DE66EF0108ABEE5E00323D32 /* IA64InstrBuilder.h */,
1924-
DE66EF0208ABEE5E00323D32 /* IA64InstrFormats.td */,
1925-
DE66EF0308ABEE5E00323D32 /* IA64InstrInfo.cpp */,
1926-
DE66EF0408ABEE5E00323D32 /* IA64InstrInfo.h */,
1927-
DE66EF0508ABEE5E00323D32 /* IA64InstrInfo.td */,
1928-
CFC244BF0959F2E3009F8C47 /* IA64ISelDAGToDAG.cpp */,
1929-
CFC244C00959F2E3009F8C47 /* IA64ISelLowering.cpp */,
1930-
CFC244C10959F2E3009F8C47 /* IA64ISelLowering.h */,
1931-
DE66EF0708ABEE5E00323D32 /* IA64MachineFunctionInfo.h */,
1932-
DE66EF0808ABEE5E00323D32 /* IA64RegisterInfo.cpp */,
1933-
DE66EF0908ABEE5E00323D32 /* IA64RegisterInfo.h */,
1934-
DE66EF0A08ABEE5E00323D32 /* IA64RegisterInfo.td */,
1935-
CF341DE90AB07F890099B064 /* IA64TargetAsmInfo.cpp */,
1936-
CF341DE80AB07F890099B064 /* IA64TargetAsmInfo.h */,
1937-
DE66EF0B08ABEE5E00323D32 /* IA64TargetMachine.cpp */,
1938-
DE66EF0C08ABEE5E00323D32 /* IA64TargetMachine.h */,
1939-
DE66EF0E08ABEE5E00323D32 /* README */,
1940-
);
1941-
path = IA64;
1942-
sourceTree = "<group>";
1943-
};
19441881
DE66EF1108ABEE5E00323D32 /* PowerPC */ = {
19451882
isa = PBXGroup;
19461883
children = (

‎llvm/autoconf/configure.ac‎

Lines changed: 1 addition & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -221,7 +221,6 @@ AC_CACHE_CHECK([target architecture],[llvm_cv_target_arch],
221221
sparc*-*) llvm_cv_target_arch="Sparc" ;;
222222
powerpc*-*) llvm_cv_target_arch="PowerPC" ;;
223223
alpha*-*) llvm_cv_target_arch="Alpha" ;;
224-
ia64-*) llvm_cv_target_arch="IA64" ;;
225224
arm*-*) llvm_cv_target_arch="ARM" ;;
226225
mips-*) llvm_cv_target_arch="Mips" ;;
227226
pic16-*) llvm_cv_target_arch="PIC16" ;;
@@ -347,7 +346,6 @@ else
347346
PowerPC) AC_SUBST(TARGET_HAS_JIT,1) ;;
348347
x86_64) AC_SUBST(TARGET_HAS_JIT,1) ;;
349348
Alpha) AC_SUBST(TARGET_HAS_JIT,1) ;;
350-
IA64) AC_SUBST(TARGET_HAS_JIT,0) ;;
351349
ARM) AC_SUBST(TARGET_HAS_JIT,0) ;;
352350
Mips) AC_SUBST(TARGET_HAS_JIT,0) ;;
353351
PIC16) AC_SUBST(TARGET_HAS_JIT,0) ;;
@@ -403,15 +401,14 @@ AC_ARG_ENABLE([targets],AS_HELP_STRING([--enable-targets],
403401
[Build specific host targets: all,host-only,{target-name} (default=all)]),,
404402
enableval=all)
405403
case "$enableval" in
406-
all) TARGETS_TO_BUILD="X86 Sparc PowerPC Alpha IA64 ARM Mips CellSPU PIC16 XCore MSP430 SystemZ CBackend MSIL CppBackend" ;;
404+
all) TARGETS_TO_BUILD="X86 Sparc PowerPC Alpha ARM Mips CellSPU PIC16 XCore MSP430 SystemZ CBackend MSIL CppBackend" ;;
407405
host-only)
408406
case "$llvm_cv_target_arch" in
409407
x86) TARGETS_TO_BUILD="X86" ;;
410408
x86_64) TARGETS_TO_BUILD="X86" ;;
411409
Sparc) TARGETS_TO_BUILD="Sparc" ;;
412410
PowerPC) TARGETS_TO_BUILD="PowerPC" ;;
413411
Alpha) TARGETS_TO_BUILD="Alpha" ;;
414-
IA64) TARGETS_TO_BUILD="IA64" ;;
415412
ARM) TARGETS_TO_BUILD="ARM" ;;
416413
Mips) TARGETS_TO_BUILD="Mips" ;;
417414
CellSPU|SPU) TARGETS_TO_BUILD="CellSPU" ;;
@@ -429,7 +426,6 @@ case "$enableval" in
429426
sparc) TARGETS_TO_BUILD="Sparc $TARGETS_TO_BUILD" ;;
430427
powerpc) TARGETS_TO_BUILD="PowerPC $TARGETS_TO_BUILD" ;;
431428
alpha) TARGETS_TO_BUILD="Alpha $TARGETS_TO_BUILD" ;;
432-
ia64) TARGETS_TO_BUILD="IA64 $TARGETS_TO_BUILD" ;;
433429
arm) TARGETS_TO_BUILD="ARM $TARGETS_TO_BUILD" ;;
434430
mips) TARGETS_TO_BUILD="Mips $TARGETS_TO_BUILD" ;;
435431
spu) TARGETS_TO_BUILD="CellSPU $TARGETS_TO_BUILD" ;;

‎llvm/cmake/config-ix.cmake‎

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -101,8 +101,6 @@ elseif (LLVM_NATIVE_ARCH MATCHES "powerpc")
101101
set(LLVM_NATIVE_ARCH PowerPC)
102102
elseif (LLVM_NATIVE_ARCH MATCHES "alpha")
103103
set(LLVM_NATIVE_ARCH Alpha)
104-
elseif (LLVM_NATIVE_ARCH MATCHES "ia64")
105-
set(LLVM_NATIVE_ARCH IA64)
106104
elseif (LLVM_NATIVE_ARCH MATCHES "arm")
107105
set(LLVM_NATIVE_ARCH ARM)
108106
elseif (LLVM_NATIVE_ARCH MATCHES "mips")

‎llvm/cmake/modules/LLVMConfig.cmake‎

Lines changed: 0 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -148,9 +148,6 @@ set(MSVC_LIB_DEPS_LLVMCppBackend LLVMCore LLVMCppBackendInfo LLVMSupport LLVMSys
148148
set(MSVC_LIB_DEPS_LLVMCppBackendInfo LLVMSupport)
149149
set(MSVC_LIB_DEPS_LLVMDebugger LLVMAnalysis LLVMBitReader LLVMCore LLVMSupport LLVMSystem)
150150
set(MSVC_LIB_DEPS_LLVMExecutionEngine LLVMCore LLVMSupport LLVMSystem LLVMTarget)
151-
set(MSVC_LIB_DEPS_LLVMIA64AsmPrinter LLVMAsmPrinter LLVMCodeGen LLVMCore LLVMIA64Info LLVMSupport LLVMSystem LLVMTarget)
152-
set(MSVC_LIB_DEPS_LLVMIA64CodeGen LLVMCodeGen LLVMCore LLVMIA64Info LLVMSelectionDAG LLVMSupport LLVMSystem LLVMTarget)
153-
set(MSVC_LIB_DEPS_LLVMIA64Info LLVMSupport)
154151
set(MSVC_LIB_DEPS_LLVMInstrumentation LLVMCore LLVMScalarOpts LLVMSupport LLVMSystem LLVMTransformUtils)
155152
set(MSVC_LIB_DEPS_LLVMInterpreter LLVMCodeGen LLVMCore LLVMExecutionEngine LLVMSupport LLVMSystem LLVMTarget)
156153
set(MSVC_LIB_DEPS_LLVMJIT LLVMCodeGen LLVMCore LLVMExecutionEngine LLVMSupport LLVMSystem LLVMTarget)

‎llvm/configure‎

Lines changed: 1 addition & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -2400,7 +2400,6 @@ else
24002400
sparc*-*) llvm_cv_target_arch="Sparc" ;;
24012401
powerpc*-*) llvm_cv_target_arch="PowerPC" ;;
24022402
alpha*-*) llvm_cv_target_arch="Alpha" ;;
2403-
ia64-*) llvm_cv_target_arch="IA64" ;;
24042403
arm*-*) llvm_cv_target_arch="ARM" ;;
24052404
mips-*) llvm_cv_target_arch="Mips" ;;
24062405
pic16-*) llvm_cv_target_arch="PIC16" ;;
@@ -4842,8 +4841,6 @@ else
48424841
x86_64) TARGET_HAS_JIT=1
48434842
;;
48444843
Alpha) TARGET_HAS_JIT=1
4845-
;;
4846-
IA64) TARGET_HAS_JIT=0
48474844
;;
48484845
ARM) TARGET_HAS_JIT=0
48494846
;;
@@ -4938,15 +4935,14 @@ else
49384935
fi
49394936

49404937
case "$enableval" in
4941-
all) TARGETS_TO_BUILD="X86 Sparc PowerPC Alpha IA64 ARM Mips CellSPU PIC16 XCore MSP430 SystemZ CBackend MSIL CppBackend" ;;
4938+
all) TARGETS_TO_BUILD="X86 Sparc PowerPC Alpha ARM Mips CellSPU PIC16 XCore MSP430 SystemZ CBackend MSIL CppBackend" ;;
49424939
host-only)
49434940
case "$llvm_cv_target_arch" in
49444941
x86) TARGETS_TO_BUILD="X86" ;;
49454942
x86_64) TARGETS_TO_BUILD="X86" ;;
49464943
Sparc) TARGETS_TO_BUILD="Sparc" ;;
49474944
PowerPC) TARGETS_TO_BUILD="PowerPC" ;;
49484945
Alpha) TARGETS_TO_BUILD="Alpha" ;;
4949-
IA64) TARGETS_TO_BUILD="IA64" ;;
49504946
ARM) TARGETS_TO_BUILD="ARM" ;;
49514947
Mips) TARGETS_TO_BUILD="Mips" ;;
49524948
CellSPU|SPU) TARGETS_TO_BUILD="CellSPU" ;;
@@ -4966,7 +4962,6 @@ echo "$as_me: error: Can not set target to build" >&2;}
49664962
sparc) TARGETS_TO_BUILD="Sparc $TARGETS_TO_BUILD" ;;
49674963
powerpc) TARGETS_TO_BUILD="PowerPC $TARGETS_TO_BUILD" ;;
49684964
alpha) TARGETS_TO_BUILD="Alpha $TARGETS_TO_BUILD" ;;
4969-
ia64) TARGETS_TO_BUILD="IA64 $TARGETS_TO_BUILD" ;;
49704965
arm) TARGETS_TO_BUILD="ARM $TARGETS_TO_BUILD" ;;
49714966
mips) TARGETS_TO_BUILD="Mips $TARGETS_TO_BUILD" ;;
49724967
spu) TARGETS_TO_BUILD="CellSPU $TARGETS_TO_BUILD" ;;

‎llvm/docs/CodeGenerator.html‎

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1380,9 +1380,9 @@
13801380
for <tt>RegisterClass</tt>, the last parameter of which is a list of
13811381
registers. Just commenting some out is one simple way to avoid them being
13821382
used. A more polite way is to explicitly exclude some registers from
1383-
the <i>allocation order</i>. See the definition of the <tt>GR</tt> register
1384-
class in <tt>lib/Target/IA64/IA64RegisterInfo.td</tt> for an example of this
1385-
(e.g., <tt>numReservedRegs</tt> registers are hidden.)</p>
1383+
the <i>allocation order</i>. See the definition of the <tt>GR8</tt> register
1384+
class in <tt>lib/Target/X86/X86RegisterInfo.td</tt> for an example of this.
1385+
</p>
13861386

13871387
<p>Virtual registers are also denoted by integer numbers. Contrary to physical
13881388
registers, different virtual registers never share the same number. The

0 commit comments

Comments
 (0)