aboutsummaryrefslogtreecommitdiffstats
path: root/drivers
diff options
authorLinus Torvalds <torvalds@linux-foundation.org>2026-06-27 13:48:12 -0700
committerLinus Torvalds <torvalds@linux-foundation.org>2026-06-27 13:48:12 -0700
commit780d569e6c4b422290f5cba319eb904b355d64be (patch)
treefdb07d20f25e372f1c63f4c11be5b819bdb1c992 /drivers
parentf21df873208d41ef816b15024d6447813b97ab5e (diff)
parent898ab0f30e008e411ce93ddf81c4099abd9d4e46 (diff)
downloadath-780d569e6c4b422290f5cba319eb904b355d64be.tar.gz
Merge tag 'pwm/for-7.2-rc1-2' of git://git.kernel.org/pub/scm/linux/kernel/git/ukleinek/linux
Pull pwm fixes from Uwe Kleine-König: "Two more fixes that I managed to put into the public branch merged into next before my first pull request but missed to include them in it. The first change is a relevant change that fixes misconfigurations due to a variable overflow. The second is only cosmetic but very obviously an improvement" * tag 'pwm/for-7.2-rc1-2' of git://git.kernel.org/pub/scm/linux/kernel/git/ukleinek/linux: pwm: rzg2l-gpt: Add missing newlines to dev_err_probe() messages pwm: rzg2l-gpt: Fix period_ticks type from u32 to u64
Diffstat (limited to 'drivers')
-rw-r--r--drivers/pwm/pwm-rzg2l-gpt.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/drivers/pwm/pwm-rzg2l-gpt.c b/drivers/pwm/pwm-rzg2l-gpt.c
index 4856af080e8e9..dfa1d11a48a82 100644
--- a/drivers/pwm/pwm-rzg2l-gpt.c
+++ b/drivers/pwm/pwm-rzg2l-gpt.c
@@ -81,7 +81,7 @@ struct rzg2l_gpt_chip {
void __iomem *mmio;
struct mutex lock; /* lock to protect shared channel resources */
unsigned long rate_khz;
- u32 period_ticks[RZG2L_MAX_HW_CHANNELS];
+ u64 period_ticks[RZG2L_MAX_HW_CHANNELS];
u32 channel_request_count[RZG2L_MAX_HW_CHANNELS];
u32 channel_enable_count[RZG2L_MAX_HW_CHANNELS];
};
@@ -408,14 +408,14 @@ static int rzg2l_gpt_probe(struct platform_device *pdev)
rate = clk_get_rate(clk);
if (!rate)
- return dev_err_probe(dev, -EINVAL, "The gpt clk rate is 0");
+ return dev_err_probe(dev, -EINVAL, "The gpt clk rate is 0\n");
/*
* Refuse clk rates > 1 GHz to prevent overflow later for computing
* period and duty cycle.
*/
if (rate > NSEC_PER_SEC)
- return dev_err_probe(dev, -EINVAL, "The gpt clk rate is > 1GHz");
+ return dev_err_probe(dev, -EINVAL, "The gpt clk rate is > 1GHz\n");
/*
* Rate is in MHz and is always integer for peripheral clk
@@ -424,7 +424,7 @@ static int rzg2l_gpt_probe(struct platform_device *pdev)
*/
rzg2l_gpt->rate_khz = rate / KILO;
if (rzg2l_gpt->rate_khz * KILO != rate)
- return dev_err_probe(dev, -EINVAL, "Rate is not multiple of 1000");
+ return dev_err_probe(dev, -EINVAL, "Rate is not multiple of 1000\n");
mutex_init(&rzg2l_gpt->lock);