Skip to content
View adityaamehra's full-sized avatar
:shipit:
Studying and having fun
:shipit:
Studying and having fun

Block or report adityaamehra

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
adityaamehra/README.md

Hi there 👋

Hey there! I’m Adityaa Mehra, an Electronics Engineering student at IIT (BHU), Varanasi. I’m super passionate about Artificial Intelligence , accelerators micro-acrchitechture and neuromorphics. These fields excite me, and I’m always exploring how they’ll shape the future of tech!

Pinned Loading

  1. FFT-tiny-tapeout FFT-tiny-tapeout Public

    The first succesfull tapeout from IIT(BHU)

    Python 1

  2. RV32IM-pipelined RV32IM-pipelined Public

    This is a basic 5 stage pipelined RV32IM based ISA following CPU core

    Verilog 7

  3. chip8-emulation chip8-emulation Public

    The chip8 emulation in pure C++.

    C++

  4. riscv32I-single-cycle riscv32I-single-cycle Public

    This is the single cycle RiscV RV32I ISA following CPU unit written in verilog.

    Verilog