fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI

Control and Status Register map generator for HDL projects

Creating a Custom IP for PS-PL data exchange in Vivado

Code generation tool for control and status registers

Circuit Network IDE for Factorio