Skip to content
View mentor81's full-sized avatar

Block or report mentor81

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. aes-256 aes-256 Public

    Hardware implementation of AES-256 with Verilog hardware desription language

    Verilog

  2. Face-Recognition Face-Recognition Public

    Face Recognition using C++, YuNet, OpenCV and mobilefacenet

    C++

  3. fpu-32bit fpu-32bit Public

    32 bit FPU with ADD,SUB,MUL and DIV operations

    Verilog

  4. CorporateAssistant CorporateAssistant Public

    Python