Skip to content
View someone13574's full-sized avatar
  • Ottawa
  • 06:08 (UTC -05:00)

Block or report someone13574

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. risc-v-cpu risc-v-cpu Public archive

    A 6-stage, pipelined, microcode RV32E CPU which targets the EPF10K70 on the Altera UP2.

    SystemVerilog 4

  2. zed-verilog-extension zed-verilog-extension Public

    Verilog/SystemVerilog Extension for Zed

    Tree-sitter Query 22 8

  3. pdf pdf Public

    (WIP) PDF Parser and Renderer

    C 1

  4. arduino-vga-pong arduino-vga-pong Public archive

    Bitbanged VGA Output and Pong for Arduino Uno's in AVR Assembly

    C++