面向软件工程师的树莓派入门教程
-
Updated
Aug 13, 2020 - Python
#
digital
Here are 158 public repositories matching this topic...
Run a cloud exit assessment on your infrastructure to understand the challenges and constraints of a potential exit, and take a concrete step toward digital sovereignty.
cloud digital exit resilience dora operational risks sovereignty cloudexit cloudexitassessment escapecloud leavingthecloud cloudexitstrategy
-
Updated
Jun 29, 2026 - Python
Files used in the development of a digital twin for a robot cell at NTNU with the use of Visual Components 4.0 and OPC UA
-
Updated
Feb 18, 2020 - Python
A flexible framework for analyzing and transforming FPGA netlists. Official repository.
fpga digital hardware transformations eda circuits cad circuit hardware-designs transformation circuit-analysis netlist computer-aided-design fpgas netlist-parser circuit-design electronic-design-automation netlists edif
-
Updated
Apr 27, 2026 - Python
[NeurIPS 23] Official repository for NeurIPS 2023 paper "Global-correlated 3D-decoupling Transformer for Clothed Avatar Reconstruction"
python digital human pytorch icon vision reconstruction metaverse 3d econ pifu pifuhd clothed-humans 3d-vison clothed-people-digitalization neurips-2023
-
Updated
Sep 21, 2025 - Python
Open Surveillance
monitor rtsp digital surveillance mpv x86-64 intel x86 ipcamera ipcam fanless imageurl surveillance-videos surveillance-system signage-display n100 low-power-consumption opensurv
-
Updated
Apr 13, 2025 - Python
10-bit CPU & Assembler
-
Updated
Dec 31, 2025 - Python
Western Digital Decryption tools
encryption digital tool driver drive encryption-algorithms encryption-decryption decryption-algorithm western decryption-script sofianehamlaoui western-digital-decryption wd-decryption
-
Updated
Sep 15, 2019 - Python
skywater 130nm pdk
-
Updated
Jul 1, 2026 - Python
Linear digital modems
communication digital psk modulation qam baseband modems digital-linear-modulations linear-digital-modems
-
Updated
Apr 13, 2021 - Python
VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a stateful, zero-dependency LLM orchestration skill. Features sub-agent nesting for code gen and behavioral-driven verification.
digital verilog hdl yosys iverilog ai-agents rtl-design chip-design llm-agents eda-automator degital-design claude-code-skills claude-code-skill
-
Updated
Jun 16, 2026 - Python
Implementations and Notes for Digital Image Processing
python processing c-plus-plus image algorithms digital code projects image-processing implemetation gonzalez
-
Updated
Mar 8, 2019 - Python
DerivX Core Library
-
Updated
Sep 12, 2024 - Python
Digital functions for analog oscilloscopes. Measurement cursors, digital data export, snapshots, extreme low sweep speeds, one shot trigger.
-
Updated
Aug 25, 2021 - Python
GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk
-
Updated
Jun 3, 2021 - Python
BFI National Archive automated Image Sequence preservation scripts written in Python for use with Media Area RAWcooked and other open source programmes.
-
Updated
Jun 15, 2026 - Python
TMR utilities for the SpyDrNet project
fpga digital transformations verilog hardware-designs transformation netlist computer-aided-design fpgas electronic-design-automation tmr triple-modular-redundancy blif netlists edif spydrnet eblif
-
Updated
Nov 7, 2023 - Python
Experimental version of Pi Presents for RPi OS Trixie and hence RPi Model 5
-
Updated
Mar 18, 2026 - Python
-
Updated
Nov 13, 2019 - Python
Improve this page
Add a description, image, and links to the digital topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the digital topic, visit your repo's landing page and select "manage topics."