pulp-platform / axi_mem_if
Simple single-port AXI memory interface
See what the GitHub community is most excited about this month.
Simple single-port AXI memory interface
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
RISC-V Debug Support for our PULP RISC-V Cores
A minimal GPU design in Verilog to learn how GPUs work from the ground up
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
OpenTitan: Open source silicon root of trust
[UNRELEASED] FP div/sqrt unit for transprecision
VeeR EL2 Core
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.